ABSTRACT Two-switch buck-boost (TSBB) is one of the non-isolated dc-to-dc converters that can change its mode from among buck, boost, and buck-boost modes. Changing its mode is possible by controlling gate signals. This paper presents a novel modified topology of TSBB converter. Even if the proposed converter has the same number of components as a conventional TSBB converter, the proposed converter has fewer conduction components and switching semiconductors than a conventional TSBB. This results in reduced power loss. Moreover, source terminals of metal-oxide-semiconductor field-effect transistor in the proposed converter are directly connected to ground. This configuration has an advantage in selecting gate driver integrated circuit (IC), since the IC does not necessarily need to provide high-side gate signals. A printed circuit board was designed to evaluate the improvement of the proposed converter.
I. INTRODUCTION
Over the past few years, the concepts of renewable energy generation, the direct current (DC) micro grid, high voltage direct current (HVDC), and the connection between an energy storage system (ESS) and a DC line have been suggested as alternatives for existing power stations and alternating current (AC) lines [1] , [2] . A DC-to-DC converter plays an essential role in a DC micro grid, and for an ESS and renewable power generating systems, such as wind power, tide power, and photovoltaic and geothermal power stations [3] . A renewable power generating system is more effective when an ESS is added to compensate for, or absorb, fluctuations in power. If the power generating system cannot keep up with load power consumption, the ESS compensates for the shortage, whereas if the system overproduces power that cannot be fully consumed by the load, the ESS stores the remainder [4] . This combined power generation and ESS system is connected to an AC line or a DC micro grid. Therefore, controlling the DC source to DC load becomes a more important issue. In particular, efficient, stable, and less noisy power transfer should be achieved even if diverse input and output conditions exist. There are three basic converters: buck, boost and buck-boost. Each single-switch buck, boost and buck-boost converter has unique advantages corresponding to input and load conditions of its own. A buck converter is basically a step-down converter and is relatively stable. A boost converter is step-up converter but has righthalf-plane zero (RHPZ), and is thus rather unstable when the converter operates in continuous conduction mode (CCM). A buck-boost converter can satisfy either step-up or stepdown needs, but has higher voltage stresses on semiconductors than buck and boost converters and also has RHPZ [5] . In this respect, the existing two-switch buck-boost (TSBB) converter has its own advantages, compared with singleswitch buck-boost converters. A single-switch buck-boost converter diagram and a conventional two-switch buck-boost converter circuit diagram are presented in Fig. 1 and Fig. 2 , respectively. The TSBB converter can switch to buck, boost or buck-boost mode to optimize the control strategy and its efficiency, while only two semiconductors are required to constitute the topology [6] , [7] . A single-switch buck-boost converter, however, only operates in buck-boost mode. The TSBB converter puts lower voltage stress on semiconductors. As seen in Fig. 2 boost converter because of the additional semiconductors (one diode and one switch). In this paper, a new topology for a two-switch buck-boost converter is presented to decrease power losses of conventional TSBB, as shown in Fig. 3 . This paper is arranged as follows. At Section I, the reason for why modified version of TSBB topology is needed was suggested. Section II discusses operational principles of the conventional and the proposed converters in each mode. Analysis of reduced switching and conduction losses are discussed in Section III. Section IV explains the benefit of connection between the source of MOSFET and ground. Section V includes design and analysis of the proposed converter. Experimental results are presented in Section VI. Finally, the conclusions are given in Section VII. Fig. 3 suggests new buck boost converter to overcome power loss problems in the existing TSBB converter. The proposed converter can alternate from among three different basic DC-to-DC regulation modes: buck, boost and buck-boost. Table 2 presents a control scheme to determine the converter's mode. There are only two current paths that inductor current flows through. One leads to the load, and the other to S 2 . Therefore, the average inductor current is dependent on d 2 , the duty cycle of S 2 . The average inductor current is equal to I O /(1 − d 2 ), where I O is load current [7] . Fig. 4 illustrates the current path of the proposed converter corresponding to each mode. The current path of each mode follows basic buck, boost and buck-boost converter principles. For example, when S 1 is on and S 2 is off in buck mode, which indicates subinterval t 0 to t 1 as marked in Fig. 4(a) , inductor current begins to build up. Next, S 1 and S 2 are off, which points subinterval t 1 to t 0 , then inductor current starts to descend and conducts via diode D 1 , not input source V I as shown in Fig. 4(a) . An unusual switch on/off operation method is applied in boost mode. It is shown in Fig. 4(b) . As seen in Table 2 , S 1 is turned on continuously. This means that voltage between source and ground maintains the turn-on voltage of the gate. S 2 is also turned on during this interval. Then, there are two possible current paths. One candidate is the line between VOLUME 5, 2017 L and S 2 . The other is the line through load D 2 and S 1 . However, current only flows through the former. Since S 2 is turned on, the ground node extends to before the load.
II. OPERATION METHOD

B. PROPOSED CONVERTER
As a result, diode D 2 is reverse-biased, and current cannot be conducted via the purple line. Inductor current is built up during this time, and decreases during t 1 to t 0 . Further discussion will be offered in Section III in terms of boost mode operation in the proposed converter. Consequently, the converter operates normally with the above-mentioned gate control scheme.
III. ANALYSIS ON VOLTAGE STRESSES, CONDUCTION LOSSES AND SWITCHING LOSSES
The conventional TSBB has advantages, compared with the single-switch buck-boost converter, as discussed in Section I. However, a TSBB converter has additional semiconductors. These cause more power dissipation. In this paper and the experiments, MOSFETs are used for a switching device. Power loss in MOSFETs and diodes can be divided into conduction loss and switching loss. Switching losses are generated by the current and voltage during the transient phase from the on-state to the off-state, or vice versa. On the other hand, conduction losses occur while currents flow through semiconductors. Total losses in the MOSFET, P M , are separated with
where P cM is conduction loss of the MOSFET itself, P cBD is conduction loss of the body diode, P swM is switching loss of the MOSFET itself, and P swBD is switching loss of the body diode. Total power losses of the diode, P D , are separated with
where P cD is conduction loss of the diode, and P swD is switching loss of the diode [8] . Therefore, since the conventional TSBB converter has two more semiconductors, the sum of conduction and switching losses generated become larger than in a single-switch buckboost converter. If the number of conduction and switching semiconductors decreases, the total loss in a converter diminishes. Viewed in this light, a new topology was suggested in Section II to attain higher efficiency by reducing the number of conduction and switching semiconductors. However, the voltage stresses across the semiconductors must be carefully considered, since the voltage stresses are one factor causing power losses in the semiconductors. The voltage stresses of the conventional and the proposed converter are listed in Table 3 . In Table 3 , C S indicates an equivalent parallel capacitor when switches are in the off-state. It is usually designated C oss . C D is the equivalent parallel capacitor when the diodes are in the off-state [9] . C S and C D are needed to identify semiconductor voltage stresses. One can make the observation that S 1 and D 2 are connected sequentially in Fig. 4 . Therefore, when S 1 and D 2 are off, voltages across S 1 and D 2 are divided by a capacitance voltage division rule. In the buck-boost mode, either larger voltage of V in or V out is the maximum voltage stress across S 1 and D 2 . Table 4 lists conduction and switching semiconductors of the conventional TSBB and the proposed converter in each mode. If a semiconductor conducts subinterval 1 and does not conduct subinterval 2, the semiconductor is switching components.
When a MOSFET is on, on-state equivalent resistance R dson is a relevant factor. The body diode is presumed to be off when the MOSFET is off.
R dson (i ds ) means R dson is a function of i ds , the conduction current through drains to the source. R dson (i ds ) can be found in each MOSFET datasheet, and it is described in graph form [8] . On the other hand, when a diode is on, the voltages across the diode can be modelled with forward drop voltage v Df and on-state resistance R Don .
where, i D is current flowing through a diode. Parameters in terms of switching losses in MOSFETs and diodes are more various than those of conduction losses. Fig. 5 draws a typical equivalent gate circuit of a MOSFET and an external gate resistor included in the gate drive circuit [10] . Fig. 6 describes the relationship between gatesource voltage, gate current, drain-source voltage and drainsource current when a MOSFET changes its state from off to on [10] , [11] . When gate drive voltage V dr is applied to a gate terminal, gate-source voltage v gs starts to rise at t 1 . When v gs reaches threshold voltage, V GS,th , drain-source current i ds begins to go up until v gs becomes the gate plateau voltage, V GS,pl (t 1 ≤ t ≤ t 2 ). v gs is constant, when passing by the Miller plateau, and finally, the gate is fully on when v gs has the same value as V dr , and v ds is equal to R dson × i ds at t 3 . The same principles are applied for turn-off [8] . Fig. 6 shows that switching losses in MOSFETs can be divided into two factors. One is a function of v ds and i ds . This power loss occurs during t 1 to t 3 . The other takes place due to V dr and i g , called gate-drive losses (t 0 ≤ t ≤ t 3 ). Therefore, P DS,off and P GS,off are obtained with the same formula in (8) and (9) . P DS is approximately proportional to v ds and i ds [8] . P GS is formulated with a nonlinear function of v ds , when V dr is fixed, due to the nonlinear relationship between P swM = P DS + P GS = P DS,on + P DS,off + P GS,on + P GS,off ,
v ds and C iss , where C iss = C gs + C gd . C gs is equivalent capacitance between gate and source. C gd is equivalent capacitance between gate and drain. i g is needed to charge or discharge C gs and C gd in Fig. 5 . P GS is much smaller than P DS in ordinary situations. Since charges Q gs and Q gd are nano-scale, according to MOSFET data sheets generally, gate current i g is very small. Reverse recovery is the main cause of diode turn-off losses, P swD,off . But diode turn-on losses are negligible. Therefore,
Power losses of the proposed converter are compared to those of the conventional converter as demonstrated in the following three cases. Table 4 gives information about which semiconductors conduct and which semiconductors generate switching losses. An assumption is needed whereby the ripple of the inductor current is sufficiently small. This assumption means the converters will operate only in CCM. Thus, by neglecting the current ripple, all conduction losses of semiconductors become functions of I L,avg , where I L,avg is average inductor current. First, the sum of total conduction losses in the conventional TSBB converter is P c,TSBB = P cS1 + P cD2,1 + P cD1 + P cD2,2
A. IN BUCK MODE
The last approximation is reasonable under the abovementioned assumption. In the proposed converter, the sum of total conduction losses is
Switching losses are unlike conduction losses. Switching losses are functions of their voltage stresses. Voltage stresses on the semiconductors are organized in Table 3 . The sums of the switching losses in the conventional TSBB and the proposed converter are
By comparing (11) to (12) and (13) to (14), one can reach the conclusion that the proposed converter has one less conduction component and one more switching component. However, in (14), the sum of P swS1 ( C D2 C S1 +C D2 V in ) and P swD2 ( C S1 C S1 +C D2 V in ) is not always larger than P swS1 (V in ). Since P swS is approximately linear with voltages across the drain to the source, P swS1 ( C D2 C S1 +C D2 V in ) is smaller than P swS1 (V in ). Power losses due to reverse recovery are the main portion of P swD . Therefore, though the proposed converter has one more switching component, if reverse recovery is not dominant, P sw,prop would be less than P sw,TSBB . Consequently, the relative efficiency of the proposed converter over the TSBB converter in buck mode depends on properties that are given by data sheets and operation conditions.
B. IN BOOST MODE
By using the same principles, conduction and switching losses can be arranged in boost mode.
One conduction semiconductor, S 1 , is less in P c,prop . In addition, switching losses also diminish due to voltage stresses across D 2 . However, the proposed converter operates with a special gate on-off strategy. In the ordinary method, S 1 and S 2 switch alternatively. On the other hand, in the proposed, converter S 1 maintains the on-state during either subinterval 1 or subinterval 2. Even if S 1 keeps the on-state, currents cannot flow through S 1 due to reverse voltage across D 2 , and thus, the converter works without problem. Under this strategy, power losses occur in S 1 . But this draws attention to power losses caused by leakage currents of Q gs . To maintain v gs to V dr as shown in Fig. 6 , C gs holds charge Q gs in Fig. 5 . But leakage currents arise, and thus, the gate drive circuit has to replenish charges as much as leakage currents via current path i g . Power losses occur by V dr × i g . However, i g is negligible, since Q gs are dozens or less [nC] . Consequently, improvement by maintaining S 1 in the on-state is much greater than gate-drive losses.
As a result, the proposed converter is more efficient than the conventional TSBB converter owing to the number of conduction semiconductors, less voltage stress on the MOSFET, and the special switching method in boost mode.
C. IN BUCK-BOOST MODE
The same logic is valid in buck-boost mode. Conduction and switching losses are
By observing (19) and (20), the proposed converter has two fewer conduction semiconductors than the TSBB. Though the number of switching components in (22) is less than in (21), voltage stresses on S 2 and D 1 are the same as the sum of voltage stresses across switches and diodes in the conventional TSBB. Therefore, switching power losses depend on the condition. As a result, if switching losses of (21) and (22) are not dominant, the proposed converter that has two fewer semiconductors is more efficient.
Analysis of cases A, B, and C indicates that the proposed converter achieves improvement with regard to power losses by semiconductors. In case A (buck) and C (buck-boost), although switching losses depend on working conditions, the proposed converter operates with fewer conduction components. In case B (boost), the proposed converter is superior when it comes to either conduction losses or switching losses.
IV. CONNECTION BETWEEN SOURCE TERMINAL AND GROUND
The novel converter also provides another advantage regarding the design gate driver IC, since the proposed converter has a configuration where both source terminals of MOSFETs are connected to ground directly, as shown in Fig.  3 . If the source terminal of a MOSFET is connected to floating voltage, the gate driver IC must support high-side gate control. Generally, there are several types of IC that can handle a high-side gate. For example, the bootstrap type and the isolated type are such ICs. The bootstrap type generally requires additional diodes and capacitors outside the IC, whereas the isolated type generally has a cost impact. The opto-coupler in this IC is relatively expensive. Bandwidth is also limited due to characteristics of the opto-coupler [12] . In this regard, the configuration where both source terminals of the MOSFETs are directly connected to ground provides benefits, since the circuit does not need to suffer from the above-mentioned disadvantages. Therefore, the proposed converter has wider options when selecting an IC. On the other hand, in a conventional TSBB, the source terminal of S 1 is connected to a floating voltage node, as shown in Fig. 2 .
V. DESIGN AND ANALYSIS OF THE PROPOSED CONVERTER
For simple discussion, each component (switch, diode, capacitor, and inductor) is selected identically for both the TSBB and the proposed converter, as shown in Table 5 . To validate the effectiveness of each converter, a prototype was fabricated on a printed circuit board (PCB). Pictures of the PCB are in Fig. 7 . Specifications were determined with input voltage V in = 36V or 72V, output voltage V out = 48V, output power P out = 150W , and switching frequency f s = 100 kHz. Buck and step-down buck-boost mode convert input voltage of 72V to output voltage of 48V. Boost and step-up buckboost mode change 36V to 48V. To analyze each converter's efficiency over various output voltage ranges, voltage stress and current stress margins were designed 20% larger than stresses at maximum load. Core parameters are also presented in Table 5 .
With these parameters, open loop analysis is possible. Operational principles applied to each converter are the same, following buck, boost and buck-boost CCM operation. Open loop gain G vg (s) and its bode plot were obtained by using MATLAB, as shown in Fig. 8 . Fig. 9 shows the experimental inductor current waveform and gate pulse width modulation(PWM) waveform of each mode from the proposed converter. Voltage stresses of each semiconductor are organized in Table 6 . Voltage stresses on the proposed converter are larger than the TSBB converter. This problem can be dealt with via delay time of the gate PWM signal [7] . The measured efficiencies of the conventional and the proposed converter according to load are shown in Fig. 10 . Full load current is 3.125A at 48V output voltage. Load condition was controlled by electronic load to change the load current from 10% to 100%. In buck and buck-boost modes, the measured efficacy of the proposed converter improved, compared to that of the TSBB converter. In buck mode, the proposed converter has efficiencies over 95%, but the TSBB is less than 95%.In buck-boost mode, both converters show less efficiency due to inductor current i L . i L is much higher in buck-boost mode than in buck and boost modes, which can be confirmed in Figs. 9 (c) and (d) . This high i L generates larger conduction and switching losses. Thus, efficiency becomes lower in buck-boost mode. The TSBB converter operates with efficiencies less than 90%, except for one point at 50% of the load, whereas the proposed converter provides efficiency over 90%, up to 91% at the 40% to 100% load range. On the other hand, in boost mode, the measured efficiency was almost the same as that of the conventional TSBB converter. Consequently, the proposed converter works efficiently in terms of efficiency, but has a voltage stress problem. Table 7 shows the data that compare efficiencies under various load and input conditions. This implies the proposed converter reduces power dissipation more than the TSBB converter.
VI. EXPERIMENTAL RESULTS
In particular, it is clear that the proposed converter is more efficient in low power ranges. In high power ranges, both converters reach full performance, and the difference is less than 1%. 
VII. CONCLUSION
In this paper, a novel buck-boost DC-to-DC converter with two switches is introduced. The proposed converter has fewer VOLUME 5, 2017 conduction and switching components than a conventional TSBB converter. Therefore, the overall tendency regarding the proposed converter's efficiency is higher than that of the conventional TSBB converter. Moreover, the proposed converter has another advantage in that the source terminals for both the switches are directly connected to ground. This gives a circuit designer a broader selection range for the gate driver IC. However, voltage stresses on semiconductors become larger, which is the trade-off relationship between efficiency and voltage stress.
